Q: summary of SPARC versions, chips, etc.?

From: Mark Lacey (lacey@zamboni.sps.mot.com)
Date: Thu Dec 30 1993 - 09:57:12 CST

Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

Hi,

I'm wondering if anyone has put together a list of the different
versions of the SPARC architecture, along with which machines had
chips based on each architecture, and who was manufacturing the
different SPARC chips, etc. The things I'm specifically interested in
are:
        - What is the latest version of the SPARC architecture (8?)
        - What version of the SPARC architecture is implemented in
                the SuperSPARC chip used in the SPARC 10's?
        - How many "r" registers (general purpose integer registers)
                are there on the SuperSPARC?

Thanks,

-- 
Mark M. Lacey
[lacey@zamboni.sps.mot.com]

Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

This archive was generated by hypermail 2.1.2 : Fri Sep 28 2001 - 23:08:34 CDT